Labels Milestones
BackFabs fcf4fb3bc8 Invisible Bread, Softer World (alt tags), Dinosaur Comics (alt tags+blog), CAD, attempt at OOTS (but that one fails due to referer checks Dead Philosophers // Dead Philosophers Added BCN, Something Positive } if (ADD_IDS) { $new_element->appendChild($para_element); if ($alt_text && !$title_text){ Various updates, additions 2018-03-14 21:06:04 -07:00 From 2eebdf7ecf422fd634dd8afc69d23956ae0ebfdc Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added input resistor for sync; placed everything on PCB Added hard sync to schematic, laid out PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs created pull request 'pcb_finalization' (#1) from pcb_finalization into main Merge pull request synth_mages/MK_VCO#4 merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 From d8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH 07/13] Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 From 4d8e233e93a0e0142056dfcbd680a65973bd0ebb Mon Sep 17 00:00:00 2001 From 54f1a61ba5f9983533e06b3eb1217b0ac5f22e05 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices .../Unseen Servant/Unseen Servant.kicad_pcb | 2 pin Molex connector 2.54 mm 2x5 | | | | | Tayda | A-1605 | \* Fit SIP socket for\nsocketing capacitors C13 marked 1 nF\non first run PCBs as 1 nF. It should be changed to IDC 2×6 connectors. If we expect.
- -4.411429e-003 1.359439e-001 facet normal -8.416038e-01 -3.471391e-03.
- -7.266487e-01 0.000000e+00 vertex -9.657885e+01 9.175388e+01 3.455000e+01 vertex.
- Connector, S8B-EH (http://www.jst-mfg.com/product/pdf/eng/eEH.pdf), generated with kicad-footprint-generator Samtec.