synth_tools

Back

Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuTop.gtl Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al-cache.lib Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod Normal file Unescape main synth_tools/Synth_Manuals/The MIDI Manufacturers Association - 1995 - MIDI 1.0 Detailed Specification.pdf From d9153c70802a10d2fe554f80f1a497b409aac630 Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodule update ``` ``` git clone git@gitlab.com:rsholmes/precadsr.git git submodule init git submodule update ``` ``` aoKicad/ao_symbols Kosmo_panel/Kosmo ``` and footprint libraries ``` aoKicad/ao_tht Kosmo_panel/Kosmo_panel. ``` From 5cacbfea2e523d618ea3bcbc0bca9c37eb36f10d Mon Sep 17 00:00:00 2001 .../Panels/POLYMORPH.png | Bin 11930 -> 0 bytes Latest commits for file Panels/luther_triangle_vco_quentin_v3_blank.stl.stl From c0609f318f74561633baf15cb208f5082883c231 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix rail clearance issues, make all power traces large main VCA/Schematics/Dual_VCA_with_cv2.diy 8684 lines master PSU/Synth Mages Power Word Stun Panel.kicad_prl "filename": "Synth Mages Power Word Stun Panel.kicad_pcb | 4710 Synth Mages Power Word Stun.kicad_sch 2887 lines Latest commits for file Panels/a_color_icon_of_a_flying_fireball.webp main synth_tools/Schematics/SynthMages.pretty/IDC-Header_2x05_P2.54mm_Vertical_Fixed_Ground_Fill.kicad_mod 100 lines ac58a9eaed checkpoint after roughing out middle PCB Binary files /dev/null and b/Panels/label_test.stl differ surface("FireballSpellVertSmaller.png", center=true, invert=false); Am totally not using git correctly From 4fd9d8b7bf20541267f941aa2eacb4afbb30ba6a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels From d62e7c6861a31de12fc24143b97961d87c355a55 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/HOLD PORTAL.png' AD&D 1e MM, DMG, and PHB. Panels/Futura XBlk BT.ttf create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill0.8mm.kicad_mod delete mode 100644 Panels/futura light bt.ttf create mode 100644 Docs/precadsr.pdf create mode 100644 Images/IMG_6770.JPG create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole_NPTH.kicad_mod delete.

New Pull Request

Labels Milestones