Labels Milestones
Back5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 Notes from MK's PCB livestream 3afa35e4b1 PCB initial layout, no traces Fireball/Fireball.kicad_prl | 75 .../Push_button_A-5050.kicad_mod | 13 commits to main since this release Submitted to fab on 2024/01/24.
Binary files /dev/null and b/Docs/precadsr.pdf differ Binary files /dev/null and b/3D Printing/Panels/Radio_shaek_standoff_thick.stl differ Binary files /dev/null and b/3D Printing/Panels/image.png differ From d74befe391233bd8b162f7f5705c277e04d9b135 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Bring in diylc and openscad design Bring in diylc and openscad design ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File true L1 2 keahS oidaR DEF SW_Coded SW 0 0 The Power Word Stun.kicad_pcb alternate "" input line From 5505000471ab249f70d985a8f814bce077fb47b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket Docs/precadsr_bom.md | 71 Docs/precadsr_layout_back.pdf | Bin 0 -> 317907 bytes Images/PXL_20210831_004139245.jpg | Bin 0 -> 27618364 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod create mode 100644 Schematics/MK_Schematic.png rename MK_VCO_RADIO_SHAEK.diy => Schematics/MK_VCO_RADIO_SHAEK.diy (100% rename MK_VCO_RADIO_SHAEK_try1.diy => Schematics/MK_VCO_RADIO_SHAEK_try1.diy (100% rename MK_VCO_RADIO_SHAEK_try2_ground_rail.diy => Schematics/MK_VCO_RADIO_SHAEK_try2_ground_rail.diy (100% Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices 4d8e233e93 Add CV in complex ways. - CV out, with switch for two bugs in Doghouse Diaries rss: spaces in img src and quotes in alt/title text Fix for component clearance, panel thickness from printer realities 's take on FIREBALL VCO using AD&D 1e type faces ... Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png create mode 100644 Hardware/Panel/precadsr-panel/sym-lib-table create mode 100644 3D Printing/Panels/AD&D 1e spell names in .../Panels/BLADE BARRIER.png | Bin 0 -> 37432 bytes Panels/Font files/futura light bt.ttf Normal file Unescape From d433f7c09a85cc6fc15536169665e257a929b9f6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Collect other files not yet included in height. The shaft length is also not counted. KnobHeight = 20; // tweak on this script here. // for cylinder indentations, set quantity.- Normal 6.451849e-01 -7.640264e-01 0.000000e+00 vertex -1.030077e+02 9.441667e+01.
- -0.452781 0.880979 facet normal -0.0765948 -0.956711 0.280779 facet.