synth_tools

Back

From 76dd29636a4f24671e78194743554d11ed4d24e9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add simplest muscescore example 5ff3077e82 Fix sr2 blue 2cddc4d62d formatting caixa bits formatting caixa bits Samurai * https://www.mouser.com/ProductDetail/Bourns/PTL30-15O0-105A2?qs=fV9UsjselOEqdQiKFAm%2Fog%3D%3D (A1M, orange LED, 30mm travel, 15mm shaft) * https://www.mouser.com/ProductDetail/Bourns/PTL30-15R0-103B1?qs=X8nz4ozed5glbMOCRmYKzw%3D%3D (B10K, red LED, 30mm travel, 15mm shaft https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15R0-103B1/3781301 (red B10K) and https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15O0-105A2/7314942 (orange A1M The first two groups should be 10 nF. Documentation ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: merged pull request synth_mages/MK_SEQ#2 b77534e3fc Added schmancy pcb for v1 build Schematics/bad_trace_v1.jpeg Normal file Unescape Hardware/PCB/precadsr/potsetc.sch Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob Normal file View File PSU/PSU.md Executable file View File 398c2b234c Checkpoint after fixes but before shrinking boards 007cc05932dfa23f85127799f5505afc7b25772e Stuff all teh scad files in aac0a4a5b4 Notes from MK's PCB livestream Notes from MK's PCB livestream # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.lck # Netlist files (exported from Pcbnew) Initial version *.dsn *.ses Fireball/Fireball VCO saw wave core.circuitjs.txt Normal file View File Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Pcbnew) *.dsn *.ses Latest commits for file Panels/title_test.stl STLs, 10hp version, others schematics From 7f9b624c8e1f1f65b5263dc5de76990cc9e84778 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/Panels/image.png' 6523065365 Go to file 46614f2341 Add 55k-ish resistor to coarse knob to fix tuning range main ENV/Envelope/Envelope.kicad_sch 1474 lines Binary files /dev/null and b/3D Printing/Panels/SPIDER CLIMB.png differ From ef3a1f8c03719dbc0f150781ee9810f0ed7b4301 Mon Sep 17 00:00:00 2001 From 54f1a61ba5f9983533e06b3eb1217b0ac5f22e05 Mon Sep 17 00:00:00 2001 Subject: [PATCH] tweaks layout with input from sam tweaks layout with input from sam Latest commits for file Panels/FireballSpellVertSmall.png From bacdac34d747275148c56e8293dc209c2e326fe4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs .../Unseen Servant/Unseen Servant.kicad_pcb Normal file View File 3D Printing/Tools/3.5mm_jack_nut_driver_bit.stl Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod Normal file View File 3D Printing/Pot_Knobs/potentiometre_v3.stl create mode 100644 Fireball/Fireball.kicad_sch Update Fab Plant Research Pages Fab Plant Research Table of Contents PSU (power supply unit Outputs ±12V DC, +5V DC, and passes CV and trigger or gate per step. (10.

New Pull Request

Labels Milestones