3
1
Back

0,0,h2], Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: merged pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF Compare 3 commits from pcb_finalization into.

New Pull Request