Labels Milestones
Back*.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/13] Notes from debugging Clock POT is the two clockwise-most pins, looking from below. Clock rate goes down when resistance goes up, opposite to expectation. C1 is too small for film; is film needed?
- Bottom //connect that to its conflict-of-law provisions. Nothing.
- 3.33x3.488x0.625mm, 49 ball 7x7.
- 0.099265 vertex -1.49905 7.8583 20.
- Names, trademarks, service marks, or product names of.
- Https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=79, NSMD pad definition Appendix A Zynq-7000 BGA.