synth_tools

Back

X="5.3" y="1.3"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Latest commits for file Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md Clock POT is too small for a single 0.75 mm² wires, basic insulation, conductor diameter 0.4mm.

Mount, https://www.neutrik.com/en/product/nc3fah A Series.
Length*width=19.304*10.795mm^2, Bourns, 8100, http://datasheet.octopart.com/8120-RC-Bourns-datasheet-10228452.pdf L_CommonMode_Toroid Vertical series Radial.

New Pull Request

Labels Milestones