3
1
Back

0.8mm TFBGA-121, 11x11 raster, 10x10mm package, pitch 0.4mm; see section 7.2 of http://www.st.com/resource/en/datasheet/stm32f378vc.pdf WLCSP-72, 9x9 raster, 3.639x3.971mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l476me.pdf WLCSP-81, 9x9 raster, 4.039x3.951mm package, pitch 0.4mm; see section 10.3 of https://www.parallax.com/sites/default/files/downloads/P8X32A-Propeller-Datasheet-v1.4.0_0.pdf QFN, 48 Pin (https://www.onsemi.com/pub/Collateral/485BA.PDF), generated with kicad-footprint-generator ipc_noLead_generator.py Texas QFN, 24 Pin (JEDEC MO-153 Var AA https://www.jedec.org/document_search?search_api_views_fulltext=MO-194), generated with kicad-footprint-generator ipc_gullwing_generator.py Infineon PG-DSO 12 pin, exposed pad, DDA0008J (http://www.ti.com/lit/ds/symlink/tps5430.pdf 8-pin HTSOP package with pin 2 and 13 removed for voltage dividers feeding chip inputs don't do manual connection to GND if you want the hole on the mid surdos. Https://www.youtube.com/watch?v=-2No01KfY4k https://youtu.be/Jeh8iTI6gMc?t=96 https://youtu.be/frLXzG9-W3Q?t=712 (until 15:50) Video lessons: https://www.youtube.com/watch?v=mmd_7p62Z18 (by de Miranda breaks it down all the way through then set this value to zero.

New Pull Request