Labels Milestones
BackFirst Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod Normal file View File Panels/title_test_36.stl Normal file View File Images/retrigger.png Normal file View File Merge pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request 'pcb_finalization' (#1) from bugfix/10hp into main ... Add jlc constraints DRC; replace order number text replaces FIREBALL mask/etch with silkscreen From c4e1c30b9b25348d7c704a6560eec4b96105b036 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Replaced accidentally dropped Fine tuning hole. Am totally not using git correctly Am totally not using git correctly More experimentation with panel alignment before printing f6c7924538ef12da2abc179ebcc8f08e4164e698 main synth_tools/Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod 24 lines Binary files /dev/null and b/Images/precadsr-panel-holes.png differ Binary files /dev/null and b/Images/IMG_6770.JPG differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin' d8a7439c05979d3c73da6a91162e90a1a48a57e5 Upload files to '3D Printing/AD&D 1e spell names in Filmoscope Quentin' b96c823428337e1169ae4a0f1d50e46562744447 Add '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/FIREBALL VCO.png differ Binary files /dev/null and b/SR 1.pdf differ Binary files a/Panels/title_test.stl and b/Panels/title_test.stl differ Binary files /dev/null and b/Schematics/Fireball_VCO.pdf differ main synth_tools/Schematics/SynthMages.pretty/Alpha Rotary 12.kicad_mod 46 lines From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Merge issues to be able to add picture From 81f5cdc2cd0ea2f7c6a63827426db16f9b2cd3fd Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground Fireball/Fireball.kicad_pro | 4 Hardware/PCB/precadsr/potsetc.sch | 4 From 2476d4512ed88199eab1d31bec7610a192015386 Mon Sep 17 00:00:00 2001 Subject: [PATCH] adds README.md file adds README.md file ad96459571a569a983e452184e49702fe8779c4e created pull request synth_mages/MK_VCO#5 Add jlc constraints DRC; replace order number text main MK_VCO/Panels/luther_triangle_vco_ .scad 283 lines Tags for /ttrss-plugin- _comics From bfe3829b0b80a8fa0a4e338e69dd799a42ac7c7b Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/18] Apply jlcpcb's design rules, small fixes for those Apply jlcpcb's design rules, small fixes for those Fireball/Fireball.kicad_pro | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace f33ea6a168 Add scad for v3.2 panel_tweaking Notes about component heights, swapping rotary and toggle switches eea453f1eeea3c7619b9825ab723148f1dab934e Port in fixes from v1.1 74231bd333b049ab7b99365de62d937af76b0e42 Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after fixes but before shrinking boards 007cc05932dfa23f85127799f5505afc7b25772e Stuff all teh scad files in aac0a4a5b4 Notes from debugging Clock POT is too small for a single 1.5 mm² wires, basic insulation, conductor diameter 0.5mm, outer diameter 1.7mm, outer diameter 4.4mm, size source Multi-Contact FLEXI-E 0.5 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator Soldered wire connection, for 2 times 0.25 mm² wires, reinforced insulation, conductor diameter 2mm, see http://www.produktinfo.conrad.com/datenblaetter/550000-574999/556444-da-01-de-LEITERPLATTENKL__PTSM_0_5__4_2_5_V_THR.pdf, script-generated with , script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_RND THT terminal block Metz Connect Type703_RT10N03HGLU, 3 pins, pitch 5mm, size 10x10.5mm^2, drill diamater 1.3mm, pad diameter 2.6mm, see http://www.farnell.com/datasheets/2138224.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_MetzConnect THT terminal block Metz Connect Type067_RT01904HDWC, 4 pins.
New Pull Request