Labels Milestones

Back

SOIC, 28 Pin (JEDEC MO-153 Var AB-1 https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator XP_POWER IA48xxD DIP DCDC-Converter XP_POWER IAxxxxS, SIP, (https://www.xppower.com/pdfs/SF_IA.pdf), generated with kicad-footprint-generator JST PUD series connector, B8B-PHDSS (http://www.jst-mfg.com/product/pdf/eng/ePHD.pdf), generated.

• Nice. Lots of options for potentiometer.
• Normal -0.634804 0.772589 0.0114014 vertex.
• Through hole, DF11-22DP-2DSA, 11.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects