3
1
Back

2.757911e-001 9.482105e-001 facet normal 4.851188e-001 8.489584e-001 2.095936e-001 vertex -2.697147e+000 -3.127179e+000 2.475471e+001 facet normal -0.545287 -0.816081 -0.191503 facet normal -0.877362 -0.466839 0.110891 facet normal -4.080780e-001 6.992349e-001 5.869777e-001 facet normal 0.55474 -0.0546157 0.830229 vertex -9.28685 -1.84727 3.54602 vertex -5.26058 -7.87301 3.54602 vertex -5.26058 7.87301 3.54602 vertex 9.46879 0 3.54602 facet normal 0.584874 -0.805008 0.0994259 facet normal -0.622316 0.758298 0.194183 vertex 7.38961 6.86157 2.58057 facet normal -2.360004e-15 -8.103531e-16 -1.000000e+00 facet normal -0.844328 0.535827 0 facet normal -0.586535 -0.665684 0.461347 vertex -6.5979 -0.528493 7.34278 facet normal -0.115847 -6.62301e-05 -0.993267 vertex -0.996058 -5.28966 21.8214 facet normal -6.869846e-01 -7.266720e-01 0.000000e+00 vertex -9.435317e+01 9.365127e+01 4.255000e+01 facet normal 0.95694 0.288329 0.0336382 facet normal -0.734384 0.392538 0.55371 facet normal -0.0974349 -0.989342 0.108208 facet normal -9.258403e-001 3.779151e-001 0.000000e+000 vertex -5.649374e-001 -5.665795e+000 9.983999e+000 vertex 4.683485e+000 3.170513e+000 1.747200e+001 facet normal 8.051843e-01 0.000000e+00 5.930246e-01 facet normal -0.554724 0.0419323 0.830977 facet normal -6.020362e-002 -1.068584e-001 9.924499e-001 facet normal -0.816087 0.545278 -0.191503 facet normal -0.50004 -0.866002 -2.96338e-05 facet normal 0.683075 -0.61809 0.389067 vertex -5.79165 4.46475 7.41914 facet normal -0.815358 -0.388731 0.429045 facet normal 0.116114 0.00043693 0.993236 vertex -6.9148 -0.996058 7.89166 facet normal 5.735860e-001 1.353294e-003 8.191442e-001 vertex -5.148046e+000 -2.117684e+000 2.491820e+001 facet normal -0.652553 -0.754469 0.0703635 facet normal 0 0.833884 0.55194 Latest commits for file Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod Binary files /dev/null and b/Panels/Futura XBlk BT.ttf From 0c682bad950fdd2cbbdce033cf243faec76364d8 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Current draw ### Current draw PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Latest commits for file Dual_VCA.diy Add VCA shaek layout Add schematic, start on PCB with exploratory 8hp layout 2x Sockets, all three pins need wires: glide in (sleeve and normal both GND Glide attenuator (B10k) (join two left pins from below - Clock rate goes down when resistance goes up, opposite to expectation. Glide fix d9235591732ea49a85db49010f2aaf63f936f2b3 re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Update Schematics/schematic_bugs_v1.md more fixes more fixes - Gate Out - Diode from rotary pin 13? CV Out .

New Pull Request