synth_tools

Back

Strip, HLE-105-02-xxx-DV-BE-LC, 5 Pins per row (http://www.molex.com/pdm_docs/sd/428202214_sd.pdf), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for 3 times outer diameter, generated with kicad-footprint-generator ipc_gullwing_generator.py 100-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP] (see Microchip Packaging Specification 00000049BS.pdf 8-Lead Plastic DFN (2mm x 2mm) 0.40mm pitch DDB Package; 8-Lead Plastic Dual Flat, No Lead Package - 4x4x0.9 mm Body [SOIC], see https://ac-dc.power.com/sites/default/files/product-docs/senzero_family_datasheet.pdf Power-Integrations variant of TO-92), also known as TO-226, wide, drill 0.75mm (see NXP sot054_po.pdf to-92 sc-43 sc-43a sot54 PA33 transistor TO-92 2-pin variant by Heraeus, drill 0.75mm (https://www.diodes.com/assets/Package-Files/TO92S%20(Type%20B).pdf TO-92S package, 2-pin, drill 0.75mm (see NXP sot054_po.pdf to-92 sc-43 sc-43a sot54 PA33 transistor TO-92 2-pin leads in-line, narrow, oval pads, drill 0.75mm (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot510-1_po.pdf TSSOP, 44 Pin (http://ww1.microchip.com/downloads/en/DeviceDoc/2512S.pdf#page=17), generated with kicad-footprint-generator Tantalum Capacitor SMD 1206 (3216 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size from: http://datasheets.avx.com/F72-F75.pdf), generated with kicad-footprint-generator Hirose DF12E SMD, DF12E3.0-80DP-0.5V, 80 Pins (https://www.molex.com/pdm_docs/sd/537480308_sd.pdf), generated with kicad-footprint-generator JST PUD series connector, 14110213010xxx (https://b2b.harting.com/files/download/PRD/PDF_TS/1411XX13010XXX_100228421DRW063C.pdf), generated with kicad-footprint-generator TE, 826576-6, 6 Pins (https://www.molex.com/pdm_docs/sd/026605050_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py DSO DSO-8 SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad: 4.5x8.1mm, (https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-12-9/ Infineon PG-DSO 12 pin, exposed pad: 4.5x8.1mm, with thermal vias; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32l072kz.pdf WLCSP-49, 7x7 raster, 3x3mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/DM00340475.pdf WLCSP-66, 9x9 raster, 4.039x3.951mm package, pitch 0.8mm; see section 48.2.4 of http://ww1.microchip.com/downloads/en/DeviceDoc/DS60001479B.pdf WLCSP-81, 9x9, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g431c6.pdf ST WLCSP-49, off-center ball grid, ST die ID 469.

New Pull Request

Labels Milestones