Labels Milestones
BackLearns about gitignore and git rm --cache 7130143159 learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more minor clearance tweaks 68726f9fe0 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' 0 0 Y N 1 F N Binary files a/Panels/futura light bt.ttf | Bin 0 -> 2510902 bytes create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Jack_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Long_Pin_Single_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_symbols.lib create mode 100644 Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod create mode 100755 Panels/FireballSpell_Large.webp create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Cu.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod create mode 100644 3D Printing/Panels/BLADE BARRIER.png differ Binary files a/caixa_sr2.png and b/caixa_sr2.png differ Latest commits for file Schematics/Luthers_VCO_schematic.pdf Subject: [PATCH] submodule doc From 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete 'Panels/futura light bt.ttf' // The Trenches // The Trenches Latest commits for file Schematics/SynthMages.pretty/SLIDE_POT_0547.kicad_mod From ec89d624dcbabc43243d2dcb7078e4434becb7c8 Mon Sep 17 00:00:00 2001 Subject: [PATCH] tracks the ratsnest and compactifies the power subsystem 6f5ee76aea5e7cdfb79e86a703d20d48842d1955 adds front panel Added schmancy pcb for v2 front panel 82024e96c9 updated C14 footprint, traces, groundplane 2cbdb94ba9 updated C5 footprint & tracing; schematic annotation 2cbdb94ba94f485ce4abcb1f14e2e5f15d016647 updates the potentiometer pads and trace routing to de-bodge the pots. Updates the potentiometer pads and thermal vias; see section 7.5 of http://www.st.com/resource/en/datasheet/DM00284211.pdf WLCSP-104, 9x12 raster, 4.095x5.094mm package, pitch 0.5mm; see section 7.1 of http://www.st.com/resource/en/datasheet/stm32f411vc.pdf WLCSP-49, 7x7 raster, 3x3mm package, pitch 0.6mm; http://ww1.microchip.com/downloads/en/DeviceDoc/39969b.pdf Zynq-7000 BGA, 20x20 grid, 17x17mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=78, NSMD pad definition Appendix A BGA 1924 1 FL1925 FLG1925 FL1926 FLG1926 FL1928 FLG1928 FL1930 FLG1930 Artix-7 BGA, 19x19 grid, 10x10mm package, pitch 0.8mm; see section 7.2 of http://www.st.com/resource/en/datasheet/stm32f378vc.pdf WLCSP-72, 9x9 raster, 4.4084x3.7594mm package, pitch 0.8mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32l476me.pdf WLCSP-81, 9x9 raster, 3.639x3.971mm package, pitch.
- And R1. This needs to be licensed.
- Switching regulator package, http://www.ti.com/lit/ml/mmsf025/mmsf025.pdf Vishay.
- DF13-08P-1.25DSA, 8 Pins per row (http://www.molex.com/pdm_docs/sd/530480210_sd.pdf), generated.