3
1
Back

5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4s From 40588ba725f2f6c7240cc5d95c2a8af539e27e15 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from debugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes move bugs to md file to be more understandable. Default scale should be the same, the other Ground planes: ground planes are copper fill applied everywhere there isn't a trace already - use spokes where ground planes connect to holes - disable for projection From ad96459571a569a983e452184e49702fe8779c4e Mon Sep 17 00:00:00 2001 Subject: [PATCH 01/18] Added hard sync to schematic, laid out PCB with exploratory 8hp layout 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits c9e81f0cc6 Image of caxia score Fireball/Fireball.kicad_dru Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_Cu.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.kicad_sch Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape DEF Kosmo_panel_Ground_point_for_NPTH GP 0 40 Y N 1 F N DEF 2_pin_Molex_header J 0 40 Y N 1 F N DEF SW_Reed_SPDT SW 0 40 Y N 2 F N DEF SW_DIP_x06 SW 0 40 Y N 1 F N DEF ao_symbols_Graphic GRAF 0 40 Y N 1 F N DEF SW_DIP_x08 SW 0 40 Y.

New Pull Request