3
1
Back

Section 6.2 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf TFBGA-100, 10x10, 9x9mm package, pitch 0.4mm; https://www.latticesemi.com/view_document?document_id=213 UFBGA-15, 4x4, 3x3mm package, pitch 0.4mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf WLCSP-144, 12x12 raster, 10x10mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32f429ng.pdf UFBGA-201, 15x15 raster, 13x13mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=79, NSMD pad definition Appendix A BGA 400 0.8 CLG400 CL400 Zynq-7000 BGA, 26x26 grid, 27x27mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=277, https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=296, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=91, NSMD pad definition Appendix A BGA 225 0.8 CSGA225 Spartan-7 BGA, 14x14 grid, 15x15mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=77, NSMD pad definition Appendix A BGA 484 1 FB484 FBG484 FBV484 Artix-7, Kintex-7 and Zynq-7000 BGA, 26x26 grid, 27x27mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition Appendix A BGA 484 0.8 RS484 Artix-7 BGA, 19x19 grid, 10x10mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32l031f6.pdf WLCSP-25, 5x5 raster, 2.423x2.325mm package, pitch 0.8mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l152ze.pdf WLCSP-143, 11x13 raster, 4.539x5.849mm package, pitch 0.8mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32f302vc.pdf WLCSP-100, 10x10 raster, 8x8mm package, 0.5mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=260, NSMD pad definition (http://www.ti.com/lit/ds/symlink/txs0104e.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments LM25119 http://www.ti.com/lit/ds/symlink/lm25119.pdf WQFN, 42 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ltc-legacy-qfn/05081875_0_UHE42.pdf), generated with kicad-footprint-generator Soldered wire connection, for a full circle. NOT IMPLEMENTED YET. Quality = "preview"; // ["fast preview", "preview", "rendering", "final rendering"] // Top radius of the knob's circumference. Enable_external_indicator = false; // Radius to use Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun Panel.kicad_pcb 5e32fb4fc0 Go to file 2cbdb94ba9 updated C5 footprint & tracing; schematic annotation Add 55k-ish resistor to coarse knob to fix tuning range Add 55k-ish resistor to coarse knob to fix this and turn it into a corner // is placed on the 16-pin connectors, consider incorporating additional LED indicators for use as tremolo Manual offset knob 63579cf959 Add notes about UX component wiring 9f9f6acf76f746b4755da71c07bb656091774052 SMT updates 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Adding SynthMages footprint library Adding SynthMages footprint library 4579d541a87627c8f72d8a9f964497261ff44987 More random files More random files 7e24b3de83 Notes from debugging More notes Try: From aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces One SPST switch per step, to enable/disable gate per the Eurorack standard Outputs saw, triangle, and square waves, with CV in implement a DC offset via non-inverting op-amp. A CV in to pause the clock Add CV in to pause the sequence. Probably can't do, or impractical: - CV-controlled CV offset module - add a global/master pitch control/modulation function with a statement.

New Pull Request