Labels Milestones
Back.../PCB/precadsr_Gerbers/precadsr-PTH.drl | 4 | 100 nF | Unpolarized capacitor | | | | | Tayda | A-1672 | | | C9 | 1 | Conn_01x07 | \*(optional) SIP socket, 2.54 mm, 1x7 | | | | | | | | ----- | --- | ---- | | | D1, D2 | 2 create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes_NPTH.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/drill_report.rpt create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.gbrjob create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-Edge_Cuts.gbr create mode 100644 (0 F.Cu signal hide (31 B.Cu signal (32 B.Adhes user (33 F.Adhes user (34 B.Paste user (35 "F.Paste" user (36 "B.SilkS" user "B.Silkscreen" 37 "F.SilkS" user "F.Silkscreen" 40 "Dwgs.User" user "User.Drawings" 41 "Cmts.User" user "User.Comments" 42 "Eco1.User" user "User.Eco1" (43 "Eco2.User" user "User.Eco2" 46 "B.CrtYd" user "B.Courtyard" 47 "F.CrtYd" user "F.Courtyard" attr (teardrop (type padvia min_thickness 0.0254) (filled_areas_thickness no Binary files /dev/null and b/Panels/futura light bt.ttf and /dev/null differ Latest commits for branch hard_sync Merge pull request synth_mages/MK_VCO#4 24955050f1 Merge pull request 'More schematics' (#3) from schematic into main ... Add notes about UX component wiring initial notes for v1 build Schematics/bad_trace_v1.jpeg Normal file Unescape ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 Merge pull request 'Put title box in PDF export' (#4) from schematic into main 96f746fa2d Final tweaks, version submitted to JLCPCB on.
- -9.342550e-01 -0.000000e+00 facet normal.
- 6.91056 facet normal 0.991505 0.0943136.
- MPT-0,5-10-2.54, 10 pins, pitch 3.5mm, size 43x8.3mm^2, drill.
- Futura has some thin lines.
- Updates printer_z_fix = 0.2; .