3
1
Back

BT.ttf and /dev/null differ From e825437e5db64d4ef13181f883b9fe719cf4c2a1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more minor clearance tweaks couple more minor clearance tweaks Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from pcb_finalization into main ... Put title box in PDF export' (#4) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane on only one side to center of hole, with a capacitor / resistor pair, see Fireball's hard sync to schematic, laid out PCB with exploratory 8hp layout b1fcba1e78 Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100755 LUTHERS_VCO.diy create mode 100644 Panels/Font files/Quentincaps.ttf Normal file View File Synth_Manuals/Module Summaries.ods | Bin 0 -> 171113.

New Pull Request