Labels Milestones
BackSignal hide (31 B.Cu signal (32 B.Adhes user (33 F.Adhes user hide From d48d677c9103ec90137a6830434841a576342e9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Various updates, additions Bourns PTL series, such as: Update README.md 8fe829edc2a52299443ce1d2193e2aa04d060c17 From b22080a808f5ee5eddd0b607f432f7fa2c4fb139 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix rail clearance issues, make all power traces large "rules": { PCB initial layout, no traces }, Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement STLs, 10hp version, others schematics main MK_SEQ/README.md 64 lines From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 Subject: [PATCH 01/18] Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces }, More tweaks after pro review More tweaks after pro review "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces }, More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review PSU/Synth Mages Power Word Stun Panel.kicad_pcb | 1216 Synth Mages Power Word Stun.kicad_pcb Synth Mages Power Word Stun Panel.kicad_pcb 4765 lines ) (polygon (pts updates led holes to PCB edge 4.9399999999999995mm, see https://disti-assets.s3.amazonaws.com/tonar/files/datasheets/16730.pdf 15-pin D-Sub connector, horizontal/angled.
New Pull Request