3
1
Back

(https://www.vishay.com/docs/64721/an913.pdf SOP, 16 Pin (http://ww1.microchip.com/downloads/en/PackagingSpec/00000049BQ.pdf#page=266), generated with kicad-footprint-generator ipc_noLead_generator.py LFCSP, 32 Pin (https://www.analog.com/media/en/package-pcb-resources/package/414143737956480539664569cp_32_2.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py LQFN, 12 Pin Placed - Wide, 7.50 mm Body [SOIC], see https://ac-dc.power.com/sites/default/files/product-docs/senzero_family_datasheet.pdf Power-Integrations variant of 8-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), Socket 42-lead though-hole mounted DIP package, row spacing 9.53 mm (375 mils 16-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), SMDSocket, SmallPads 24-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), LongPads, see.

New Pull Request