synth_tools

Back

Branch hard_sync Merge pull request synth_mages/MK_VCO#5 Final revision; added custom DRC as project file tstamp 62e17d71-a82e-47f7-8a14-a0885fbe0008) Final revision; added custom DRC as project file Fireball/Fireball.kicad_dru main synth_tools/Schematics/SynthMages.pretty/SLIDE_POT_0547.kicad_mod 84 lines tstamp a4699170-083b-499a-bdb3-b2682e117d7f) ) Schematic updates tstamp fba516e7-1049-45b0-8dba-0ae3b2bc2d6f) ) Schematic updates tstamp 279a77ec-bb4c-42b3-9906-0ade47adceea) ) Schematic updates tstamp fba516e7-1049-45b0-8dba-0ae3b2bc2d6f) ) Schematic updates main synth_tools/Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod 44 lines main synth_tools/Panels/Futura Heavy BT.ttf => Panels/Futura Heavy BT.ttf From 0c682bad950fdd2cbbdce033cf243faec76364d8 Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm project libraries Hardware/PCB/precadsr/fp-lib-table | 1 uF tantalum\nYuSynth 1, 10 uF | Unpolarized capacitor | | U3 | 1 | B20k | Potentiometer | | J3 | 1 Consider replacing transistor through-holes with sockets or with a diode to U2-3 Clock In - ~27K to U3-8? No, transistors maybe activate? Clock Out - 1K to U3-7 PSU/Synth Mages Power Word Stun Panel.kicad_pro "filename": "Synth Mages Power Word Stun.kicad_sch Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-PTH.drl Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.kicad_pcb Normal file Unescape ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Mon 19 Apr 2021 12:09:41 PM EDT Generated from schematic into main pull from: pcb_finalization merge into: synth_mages:main Add.

New Pull Request

Labels Milestones