3
1
Back

False, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 75 .../precadsr-panel-MaskTop.gts | 75 .../precadsr-panel-MaskTop.gts.

New Pull Request