synth_tools

Back

Optional capacitor socket # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes_NPTH.kicad_mod Normal file View File Images/IMG_6771.JPG Normal file View File Latest commits for file Panels/FireballSpell_Large_bw.png 9bb3093b2b Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/HOLD PORTAL.png' d8deca9307 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png and /dev/null differ From e825437e5db64d4ef13181f883b9fe719cf4c2a1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/FIREBALL VCO.png differ Binary files a/Panels/Futura XBlk BT.ttf create mode 100644 Synth_Manuals/LABOR_MANUAL.pdf create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-16_W7.62mm_Socket_LongPads.kicad_mod create mode 100644 Datasheets/tl074-pinout.jpeg.

New Pull Request

Labels Milestones