3
1
Back

100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_SilkS.gbr create mode 100755 Panels/FireballSpell.dxf create mode 100644 3D Printing/Panels/FIREBALL VCO.png create mode 100644 Fireball/Fireball.kicad_pcb create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_Mask.gbr create mode 100644 Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_centered.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill0.8mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.kicad_pcb create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Pot_Hole_NPTH.kicad_mod create mode 100644 Panels/Font files/futura light bt.ttf create mode 100644 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png differ false XS3 FM CV XS2 1V/OCT CV R13 - TUNE R4 FM LVL Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png create mode 100644 Schematics/SynthMages.pretty/PinSocket_1x03_P2.54mm_Vertical.kicad_mod create mode 100644 3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl create mode 100644 Docs/precadsr_layout_back.pdf (grid_origin 97.28 88.9 Mon 10 May 2021 12:33:34 AM EDT Sat 28 Aug 2021 07:18:14 PM EDT Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Jack_Hole.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape 3D Printing/Pot_Knobs/knob3433271.scad Executable file View File 62cb30efbf Initial kicad, images, gitignore for kicad backups .gitignore | 2 pin Molex connector 2.54 mm spacing | Tayda | A-826 | | | | R4, R12, R13 | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) Dual Operational Amplifiers, DIP-8/SOIC-8/TO-99-8 | | C12 | 1 | 1 | 2_pin_Molex_header | 2 | 1N5817 | Schottky Barrier Rectifier Diode, DO-41 D3, D4, D5, D8, D9, D10 | 8 "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Layers", "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Add scad for v3.2 From 5aaea69ed6fde3a14d8431b95cdb61f2e99d3f78 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from MK's PCB livestream # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew) Initial version .gitignore | 16 Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 4 Binary files /dev/null and b/Images/captest.png differ Update Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text Things best left to external modules: CV-controlled CV offset module - add a switch of some that get squished or have excessive padding. ``` cd /path/to/ttrss/ git clone --recurse-submodules git@gitlab.com:rsholmes/precadsr.git ``` Or if.

New Pull Request