synth_tools

Back

*.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File 3D Printing/Pot_Knobs/FS_PotiKnob_d6D12h9.stl Executable file View File From 666c48f795106664bf9f1401667d0a4bc7a85e2a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/Panels/MAGIC MISSILE VCF.png' Delete '3D Printing/Panels/MAGIC MISSILE VCF.png' .../Panels/MAGIC MISSILE VCF.png | Bin 0 -> 29479 bytes .../VALMORIFICATION+Build+and+BOM.pdf | Bin QuentinEF.ttf => Panels/QuentinEF.ttf | Bin 0 -> 10724 bytes .../MAGIC MISSILE VCF.png Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole_NPTH.kicad_mod Normal file View File Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf Normal file Unescape Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Paste.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Switch_Hole.kicad_mod Normal file View File 3D Printing/Pot_Knobs/Pot3.STL Executable file View File Schematics/Unseen Servant/Unseen Servant.kicad_sch 8516 lines Latest commits for file Schematics/resistor_keyboard.diy 16055f0ae5 Delete 'Panels/futura medium bt.ttf' From abc34915f3e0cdda969d62254e292cd8631b805a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add note resulting from real TL0x4, probably

Reduce the font size to 9mm and align it precisely for repeatability synth_mages:v1.0 Cumulative fixes from v1.1 Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 .

New Pull Request

Labels Milestones