synth_tools

Back

Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_Cu.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod Normal file Unescape Hardware/PCB/precadsr/fp-lib-table Normal file View File Schematics/Baby8_Part4_Cascading.pdf Normal file View File Schematics/Rampage_V1_4_Sch.pdf Normal file View File b404e3f9c5 Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Gerbers .../precadsr_aux_Gerbers/precadsr-B_Cu.gbr | 518 .../precadsr_aux_Gerbers/precadsr-B_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 4 README.md | 1 | 1uF | Film capacitor | | | | | | | | J6 | 1 | 10 nF Docs/precadsr.pdf | Bin 0 -> 38764 bytes Panels/futura medium condensed bt.ttf differ From d74befe391233bd8b162f7f5705c277e04d9b135 Mon Sep 17 00:00:00 2001 Subject: [PATCH 12/13] Update Schematics/schematic_bugs_v1.md Latest commits for file Images/precadsr-panel-art.png main synth_tools/Dual_VCA.diy 8460 lines From 08c072665503ae5190c8da3658de00dd55b34063 Mon Sep 17 00:00:00 2001 Latest commits for.

New Pull Request

Labels Milestones