synth_tools

Back

.../Panels/MIRROR IMAGE.png | Bin 0 -> 10174 bytes .../PRISMATIC SPHERE.png | Bin 0 -> 406884 bytes ...uther_triangle_vco_quentin_v3_only_art.stl | Bin 0 -> 292501 bytes create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin' Add '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' Clock POT is the main (cylindrical or conical) knob shape, without the two resistors Properly assign potentiometer pads and trace routing to de-bodge the pots. 's notes on repique/caixa, two or three for surdos main synth_tools/3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_24.stl Executable file View File Images/IMG_6770.JPG Normal file View File PSU/PSU.md Executable file View File 3D Printing/Jigs/eurorack_test_jig_150mm.stl Executable file View File Images/retrigger.png Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-PasteTop.gtp Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file More repo cleanup, adopt github .gitignore file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC ground plane Updates from real.

New Pull Request

Labels Milestones