Labels Milestones
BackFrom f5fc556ca298718ed9c38de316ac4c166fbbe181 Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups MK VCO and Luthers MK VCO and Luthers VCO_MANUAL_v2.pdf | Bin 0 -> 11310848 bytes Synth_Manuals/Module Summaries.ods