3
1
Back

4f2a34f676 's take on FIREBALL VCO using AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png Normal file Unescape 3D Printing/Pot_Knobs/scaled_french_pot.mix Normal file Unescape 3D Printing/Pot_Knobs/knob3433271.scad Executable file View File b404e3f9c5 Update luther's layout Update luther's layout Update luther's layout Update luther's layout BOTH false Directional false false Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text 613d1b6f7ef8de710893bbeb40d56c8d26d50247 @circuitlocution.com created pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from bugfix/10hp into main Merge pull request 'More schematics' (#3) from schematic into main ... Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text main MK_VCO/Panels/luther_triangle_vco_quentin_v2.scad 302 lines // PWM duty // pots (all p160s): font_for_label = "Futura Md BT:style=Medium"; font_for_title = "Futura Md BT:style=Medium"; STLs, 10hp version, others schematics Replaced accidentally dropped Fine tuning hole. Am totally not using git correctly Futura BT font files From f707877a83c92d22bdfed3b6bc7a14bba9e25bab Mon Sep 17 00:00:00 2001 Subject: [PATCH] Fix annoyance of 2x05 IDC header triangle being so far out Add polygon calculation for wing plates bab77fac9d Add befaco image for inspo bab77fac9dc44b0a10d743c564c65ae0938027f6 Update README.md acf6d57d9f34ce2c424f4c9834d80264fa5ffd89 @circuitlocution.com renamed repository from precadsrprecadsr to synth_mages/precadsr 2a5bb74bbd Stuff all teh scad files in Still trying to add picture 5082711a98 Add a front-panel PCB Subject: [PATCH 18/18] Final revision.