Labels Milestones
Back[Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about wiring SW15 cross-board Add design rules for jlcpcb 4ee6887723 Add some perfboard sections, power headers, teardrops 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/POLYMORPH.png differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png # precadsr.sch BOM Optional capacitor socket Docs/precadsr_bom.md | 71 Docs/precadsr_layout_back.pdf | Bin 0 -> 11692 bytes { "board": { More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout.
New Pull Request