synth_tools

Back

*.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew) Initial version .gitignore | 65 Hardware/PCB/precadsr/precadsr.kicad_pro | 471 .../precadsr-panel-Gerbers/drill_report.rpt | 26 .../precadsr-panel-CmtUser.gbr | 209 .../precadsr-panel-CuBottom.gbl | 970 .../precadsr-panel-CuTop.gtl | 970 .../precadsr-panel-CuTop.gtl | 970 .../precadsr-panel-CuTop.gtl | 970 .../precadsr-panel-EdgeCuts.gm1 | 26 .../precadsr-panel-CmtUser.gbr | 209 .../precadsr-panel-CuBottom.gbl | 970 .../precadsr-panel-CuTop.gtl | 970 .../precadsr-panel-EdgeCuts.gm1 | 26 // The OpenSCAD default. // Minimum size of circle fragments in mm. Quality == "fast preview") ? 12 : 12; // Number of faces on the first run PCB Precision ADSR with retriggering and looping Latest commits for branch traces_before_hard_sync traces added but maybe won't keep From 52a9fa26f6a6a8c4f7e3fc085f8b6ccdd7541277 Mon Sep 17 00:00:00 2001 Subject: [PATCH 08/18] couple more minor clearance tweaks Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement STLs, 10hp version, others schematics Replaced accidentally dropped Fine tuning hole. Aa68d7a21d Am totally not using git correctly From 4fd9d8b7bf20541267f941aa2eacb4afbb30ba6a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Replaced accidentally dropped Fine tuning hole. Main synth_tools/Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod 24 lines Binary files /dev/null and b/Examples/precadsr.pdf differ hole_vdist = 44.5; hole_hdist = 65; hole_diameter = 2; // Website specifies a thickness of the knob. [mm] sphere_indents_center_distance = 12; // [1:1:84] /* [Holes] */ // --------------------- // Degree of detail * and/or take a look to the Work. Docs/use.md Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Mounting_Hole.kicad_mod Normal file View File Panels/title_test_36.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Rotary_Switch.kicad_mod Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Paste.gbr Normal file Unescape Hardware/PCB/precadsr/precadsr.sch Normal file Unescape Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_prl From 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c Mon Sep 17 00:00:00 2001 Subject: [PATCH 01/18] Added hard sync to schematic, laid out PCB with exploratory 8hp layout Add schematic, start on PCB From 6f5ee76aea5e7cdfb79e86a703d20d48842d1955 Mon Sep 17 00:00:00 2001 Subject: [PATCH] New KiCad version; non Al panel Gerbers ) ) Final revision; added custom DRC as project file tstamp 52a45927-621d-4774-9080-e26ba88e3d95) Final revision; added custom DRC as project file tstamp 885d8854-95c7-40d1-bee9-0e598504ab1c) Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file tstamp 62e17d71-a82e-47f7-8a14-a0885fbe0008) Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && !A.isPlated()" (condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == 'graphic')")) # edge clearance condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'track' && B.Type == 'track'" (condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net.

New Pull Request

Labels Milestones