Labels Milestones
BackVCO.png | Bin 12821 -> 0 bytes main ENV/.gitignore 32 lines 74231bd333 Go to file Open with Intellij IDEA f33ea6a168 Add scad for v3.2 Stuff all teh scad files in Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 Notes from debugging Do not connect the Normal pin for Pause (J19/J18); the schematic is incorrect Ins: Clock In - ~27K to U3-8? No, transistors maybe activate? Clock Out - Diode from rotary pin 13 main synth_tools/3D Printing/Cases/Eurorack 2-Row History Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 0 Minor layout tweaks Based on https://github.com/oguzbilgic/fpd, which has broken alt tags elseif (strpos($article['content'], 'www.asofterworld.com/index.php?id') !== FALSE) { //no-op From 269f3bf9f9109b69cf4264b79cb1ed6f6a114782 Mon Sep 17 00:00:00 2001 Subject: [PATCH] updated README.md 40588ba725f2f6c7240cc5d95c2a8af539e27e15 Update README.md ec67859b1c2779470b99801ce69f8850b83fa3e1 Add radio shaek with cv2 version c9e81f0cc630cea052574ce7c50b3e82145bb626 Image of caxia score 531ebcae92 Add html test version Add radio shaek with cv2 version From ac58a9eaed22afe21d4e9041218f4495bd28c6bf Mon Sep 17 00:00:00 2001 Subject: [PATCH.
- 2.096598e-001 3.669046e-001 9.063243e-001 vertex -1.681371e+000.
- -5.907925e-001 4.268007e+000 2.470218e+001 facet normal -3.316361e-15.
- Locator, 11 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated.