synth_tools

Back

958 .../precadsr-panel-holes.kicad_mod | 208 .../precadsr_panel_al/precadsr_panel_al.pro | 30 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 266 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 4 | 100k | Resistor | | | Tayda | A-804 | | | Tayda | A-001 | | | | J9 | 1 | Conn_01x04 | Pin header, 2.54 mm, 1x10 | | | J6, J10, J11 | 3 * https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15R0-103B1/3781301 (red B10K) and https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15O0-105A2/7314942 (orange A1M * The SPDT toggle switches Port in fixes from v1.1 Port in fixes from v1.1 74231bd333b049ab7b99365de62d937af76b0e42 Finish PCBs Checkpoint after tweaking footprints some more, starting over at 14hp main synth_tools/3D Printing/Cases/Eurorack 2-Row History Latest commits for file Schematics/shaek_try_1.diy Add kicad schematic, some diylc noodling Binary files /dev/null and b/caixa_sr2.png differ Latest commits for file Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod From 7d48e110137d43d1f6f9100282eff6558c28f26b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Documentation Docs/build.md | 4 Samba Reggae 1 is probably around the top if you want. Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 0 Minor layout tweaks Minor layout tweaks Finish schematic, add PDF' (#2) from schematic into main afea9d5a2c Final revision.

New Pull Request

Labels Milestones