synth_tools

Back

2.890023e-001 -4.954587e-001 8.191449e-001 facet normal 4.808466e-001 8.424486e-001 2.430369e-001 vertex 4.669177e-002 -5.847422e+000 2.470887e+001 facet normal -3.359961e-15 -1.000000e+00 -2.038331e-14 facet normal -4.957561e-001 -8.675735e-001 3.926921e-002 vertex -3.984918e-003 4.605903e+000 2.464800e+001 facet normal 0.331516 0.422844 0.843386 facet normal -0.29701 0.135092 0.94527 facet normal -0.938725 -0.284755 0.194192 vertex -9.81063 -2.33215 2.58057 facet normal 4.138333e-001 -7.069451e-001 5.735596e-001 vertex -5.066815e+000 2.865672e+000 2.482134e+001 facet normal 0.687862 -0.439079 0.577975 vertex 5.75031 -4.43088 7.41293 vertex 7.02194 -0.878851 7.39225 facet normal 0.714669 0.586516 0.381113 facet normal 0.881923 -0.471394 0 facet normal -7.070919e-001 -3.148875e-003 7.071146e-001 facet normal 0.989339 0.0974854 0.108192 facet normal -0.0754507 0.766031 -0.63836 facet normal -0.780265 0.0331712 0.624569 facet normal -0.884723 -0.222395 0.409641 facet normal -0.904824 -0.425785 0 Latest commits for file Panels/FIREBALL VCO.png | Bin 0 -> 2506984 bytes Panels/title_test.scad | 22 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 2 .../Unseen Servant/Unseen Servant.kicad_pro | 40 .../Unseen Servant/Unseen Servant.kicad_sch | 42 main MK_VCO/Panels/luther_triangle_vco_quentin_v3.scad 306 lines From 215821e48128fa87907c6added840580ad4c06ac Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text 613d1b6f7ef8de710893bbeb40d56c8d26d50247 @circuitlocution.com created pull request synth_mages/MK_VCO#7 7#Cumulative fixes from v1.1 007cc05932 Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": false, "zones": { "min_clearance": 0.5 } }, updates to rev 2 's notes on updating the fireball for rev 2 beta edits README.md file adds README.md file again gets comfier with gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs created pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from bugfix/10hp into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF 2d3c489f2a More SR1.

New Pull Request

Labels Milestones