synth_tools

Back

1.969464e-14 -1.000000e+00 -9.385756e-14 facet normal -0.000129735 -0.113445 0.993544 vertex -0.283767 7.25453 6.90386 facet normal -0.0366567 0.092425 0.995045 vertex -7.94201 -1.00019 19.9506 facet normal -0.466839 0.877362 0.110891 facet normal 0.241804 0.796836 0.553699 facet normal 0.362853 -0.678848 -0.63836 facet normal -0.478838 -0.872279 0.0992143 facet normal 4.589668e-01 8.884534e-01 0.000000e+00 vertex -9.259156e+01 1.042646e+02 3.455000e+01 facet normal 0 0.833884 0.55194 Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer B.Cu" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; FORMAT={-:-/ absolute / metric / decimal} Schematics/schematic_bugs_v1.txt Normal file View File Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole.kicad_mod Normal file View File Panels/a_color_icon_of_a_flying_fireball.webp Normal file Unescape Fireball/Fireball_panel.kicad_pro Normal file View File Datasheets/tl074.pdf Normal file Unescape main ENV/README.md 3 lines Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs Show-stopping bugs needing bodges: Errant connection between R25 and R1, probably a result of switching to pcb-mounted panel components version

main VCA/Panels/dual_vca.scad 393 lines $fn=FN; footprint_depth = .25; //non-printing, barely-visible outline of component footprints width = 24; // [1:1:84] /* [Holes] */ hole_dist_top = 2.5; rail_clearance = 8.5; // mm from very top/bottom edge and where it is machine-specific data

New Pull Request

Labels Milestones