Labels Milestones
BackImages/befaco_vcadsr.png | Bin 0 -> 16369 bytes main ENV/.gitignore 32 lines main synth_tools/Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod 44 lines main MK_SEQ/Schematics/notes.txt 35 lines Latest commits for file Panels/fireball_vco_14hp_v1.scad adds front panel Added schmancy pcb for v2 front panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4, probably