synth_tools

Back

0.58x0.28x0.15mm, https://www.infineon.com/dgdl/Infineon-SG-WLL-2-3_SPO_PDF-Package-v02_00-EN.pdf?fileId=5546d46271bf4f9201723159ce71239d SOD962-2 silicon, leadless ultra small package; 2 terminals; 0.4 mm pitch; 0.6 mm x 0.3 mm x 20 mm fuse holders; Vertical w/ Stability Pins; 250V; 6.3-16A (http://www.cooperindustries.com/content/dam/public/bussmann/Electronics/Resources/product-datasheets/Bus_Elx_DS_2118_HB_PCB_Series.pdf 5 mm | | C2, C5, C6, C8 | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 .../precadsr_panel_al/precadsr_panel_al.sch | 264 .../Panel/precadsr_panel_al/sym-lib-table | 4 | | U1 | 1 | SW_3PDT_x3 | Switch, triple pole double throw | | | | | | | | | | C6, C7, C8, C9 D1, D2, D3, D4, D5, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 Small Signal NPN Transistor, TO-92 | | | 4 .../precadsr-Edge_Cuts.gbr | 30 .../Panel/precadsr-panel/precadsr-panel.sch | 259 Hardware/Panel/precadsr_panel.png | Bin 0 -> 38024 bytes From 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be Mon Sep 17 00:00:00 2001 Subject: [PATCH] learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete '3D Printing/Panels/image.png' 6523065365 Go to file f6c7924538 Messing around with panel title fonts Panels/Font files/Quentincaps.ttf Normal file.

New Pull Request

Labels Milestones