synth_tools

Back

Merged with plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Panels/luther_triangle_vco_quentin_v3_blank.stl.stl From c0609f318f74561633baf15cb208f5082883c231 Mon Sep 17 00:00:00 2001 Add VCA shaek layout ec67859b1c2779470b99801ce69f8850b83fa3e1 Add radio shaek with cv2 version Add html test version f51b7b97734e404127fa5d5d263acbfd66f116e4 Bring in diylc and openscad design ## Mechanical assembly Documentation # ---> KiCad # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes: merged pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request 'new_footprints' (#5) from new_footprints into main ... Footprint "SOCKET_3_PIN_HEADER_NORMAL" (version 20211014) (generator pcbnew min_thickness 0.254) (filled_areas_thickness no From 32ded0979b3a28a6950eb6a371cc2ef88606b4ff Mon Sep 17 00:00:00 2001 .../Panels/HOLD PORTAL.png | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 0 -> 121262 bytes Panels/FireballSpell_Large_bw.png | Bin 0 -> 7868 bytes Panels/a_color_icon_of_a_flying_fireball.webp | Bin 0 -> 110393 bytes Images/PXL_20210831_000949090.jpg | Bin 0 -> 33312 bytes Panels/FireballSpellVertSmaller.png | Bin 0 -> 37432 bytes Panels/Font files/futura light bt.ttf | Bin 0 -> 11930 bytes 3D Printing/Rails/36hp_outie.stl | Bin 0 .

New Pull Request

Labels Milestones