Labels Milestones
BackV1.1 Checkpoint after fixes but before shrinking boards From 90eb4a59497d2a7cd5af40574d33a6babf5b03e3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 70584 bytes 3D Printing/Panels/image.png | Bin 0 -> 11692 bytes .../HOLD PORTAL.png | Bin 0 -> 445539 bytes Images/precadsr-panel-holes.png | Bin 0 -> 92229 bytes Panels/FireballSpellSmall.png | Bin 0 -> 37432 bytes Panels/futura light bt.ttf and /dev/null differ Latest commits for file Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod d62e7c6861 More work finding space for everything, lining things up more Binary files /dev/null and b/Panels/FIREBALL VCO.png differ false XS3 FM CV From c852e5d6ad8630143a633f6c4ffcb4d705a43337 Mon Sep 17 00:00:00 2001 Subject: [PATCH 10/18] More tweaks after pro review main arrasta/Samba_Reggae_1.html 62 lines Latest commits for branch schematic Merge pull request 'Fix rail clearance issues, make all power main synth_tools/Schematics/SynthMages.pretty/Switch.lib 1741 lines main MK_VCO/Schematics/resistor_keyboard.diy 497 lines ebf8c2dd87 Move LED resistors next to transistors to save on panel wires More traces and vias, and net links Panels/FireballSpellVertSmall.png Normal file View File 3D Printing/Tools/3.5mm_jack_nut_driver_bit.stl Executable file View File Hardware/Panel/precadsr_panel.svg Normal file Unescape Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_dru Normal file View File Images/PXL_20210831_004139245.jpg Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Push_button_A-5050.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/2 From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] adds ideas for a single 2.5 mm² wires, reinforced insulation, conductor diameter 1.7mm, outer diameter 1.5mm, hole diameter 0.9mm wire loop wire loop with bead as test point, pitch 5.08mm, size 10.2x11.2mm^2, drill diamater 1.2mm, pad diameter 2.1mm, see http://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Customer+Drawing%7F282834%7FC1%7Fpdf%7FEnglish%7FENG_CD_282834_C1.pdf, script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_RND THT terminal block RND 205-00055, 12 pins, pitch 5mm, size 60x9.8mm^2, drill diamater 1.3mm, pad diameter 3mm, see , script-generated using https://github.com/pointhi/kicad-footprint-generator/scripts/TerminalBlock_WAGO THT Terminal Block WAGO 236-205 45Degree pitch 5mm size 25x7.6mm^2 drill 1.3mm pad 2.5mm terminal block RND 205-00088 pitch 10mm Precision ADSR with mods