synth_tools

Back

613d1b6f7ef8de710893bbeb40d56c8d26d50247 @circuitlocution.com created pull request 'Finish schematic, add PDF' (#2) from schematic into main afea9d5a2c Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'via' && B.Type == 'track'" condition "A.Type == 'via'" condition "A.Type == 'pad' && B.Type == A.Type")) # 4-layer condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'")) # drill/hole size condition "A.Type == 'track' && B.Type == 'track'" ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 0 Minor layout tweaks Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 0 -> 46787 bytes Datasheets/tl074.pdf | Bin 69774 -> 0 bytes From d40f7ca1ca9e3e0f97e1dc4f553b9c659940a311 Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets comfier with gitignore and git rm --cache 7130143159 learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks Subject: [PATCH 04/13] Add notes about UX component wiring 55ee65a5e9 Checkpoint after converting most things to SMD Checkpoint after fixes but before shrinking boards 007cc05932dfa23f85127799f5505afc7b25772e Stuff all teh scad files in Still trying to implement chaining sandwich Move LED resistors next to transistors to save on panel wires 88bf85725f Update to 7.0.

New Pull Request

Labels Milestones