3
1
Back

Ball grid, ST die ID 460, 2.3x2.48mm, 25 Ball, 5x5 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32l562ce.pdf ST WLCSP-90, ST die ID 468, 3.15x3.13mm, 49 Ball, 7x7 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32u575og.pdf#page=306 ST WLCSP-100, ST die ID 495, 4.4x4.38mm, 100 Ball, 10x10 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g431c6.pdf ST WLCSP-49, off-center ball grid, ST die ID 482, 4.2x3.95mm, 90 Ball, X-staggered 7x5 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32wb55vc.pdf Texas Instruments HSOP 9, 1.27mm pitch, single row style1 pin1 left Surface mounted pin header THT 2x21 2.54mm double row Through hole vertical IDC header triangle being so far out 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a Updates from real TL0x4s 82024e96c9 updated C14 footprint, traces, groundplane Find and replace last few thin traces, fix teardrops and gnd fill db7d02719b68f4d2f81a25d8b6527257f18cc3a1 Embiggen traces, add teardrops 46614f2341 Add 55k-ish resistor to coarse knob to fix tuning range main ENV/Envelope/Envelope.kicad_sch 1474 lines Binary files a/Panels/futura.

New Pull Request