3
1
Back

SiTime SiT9121 https://www.sitime.com/datasheet/SiT9121 Silicon_Labs LGA, 6 Pin (https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp_6_3.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py VQFN, 32 Pin (https://www.st.com/resource/en/datasheet/stm32g071k8.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py WSON6 3*3 MM, 0.95 PITCH; http://www.ti.com/lit/ds/symlink/lmr62421.pdf 8-Lead Plastic Dual Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [WSON], http://www.ti.com/lit/ml/mpds421/mpds421.pdf WSON-16 3.3 x 1.35mm Pitch 0.4mm 8-Lead Plastic SO, Exposed Die Pad (see Microchip Packaging Specification 00000049BS.pdf 80-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm Footprint [TQFP] thermal pad with vias; (http://www.ti.com/lit/ds/symlink/drv8800.pdf HTSSOP, 16 Pin (http://www.ti.com/lit/ds/symlink/drv8801.pdf#page=31 MO-220 variation VGGC), generated.

New Pull Request