3
1
Back

90° to minimize capacitance between traces vias connect through the power subsystem Checkpoint after tweaking footprints some more, starting over at 14hp Added hard sync to schematic, laid out PCB with on-board Fireball/Fireball.kicad_pcb | 7889 Fireball/Fireball.kicad_sch | 4.

New Pull Request