synth_tools

Back

UFBGA-15, 4x4, 3x3mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l152ze.pdf WLCSP-143, 11x13 raster, 4.521x5.547mm package, pitch 0.8mm TFBGA-121, 11x11 raster, 10x10mm package, 0.5mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=267, NSMD pad definition Appendix A BGA 676 1 RF676 RFG676 Artix-7 BGA, 22x22 grid, 23x23mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=277, https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=296, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=91, NSMD pad definition Appendix A BGA 484 1 FG484 FGG484 Artix-7 BGA, 22x22 grid, 19x19mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=268, NSMD pad definition Appendix A BGA 1760 1 FH1761 FHG1761 Virtex-7 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=292, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=88, NSMD pad definition Appendix A BGA 484 0.8 SBG485 SBV485 LFCSP, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline (SN) - Narrow, 3.90 mm Body [DFN] (http://www.onsemi.com/pub/Collateral/NCP4308-D.PDF DD Package; 8-Lead Plastic Dual Flat, No Lead Package - 9x9 mm Body [TQFP] (see Microchip Packaging Specification 00000049BS.pdf TQFP, 100 Pin (http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=131095), generated with kicad-footprint-generator Molex Mini-Fit Jr. Power Connectors, 105309-xx05, 5 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator connector Molex MicroClasp Wire-to-Board System, 55935-0510, with PCB trace layout master PSU/Synth Mages Power Word Stun.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 504 Fireball/fp-info-cache | 51 ...D_DO-41_SOD81_P7.62mm_Horizontal.kicad_mod | 51 ...D_DO-41_SOD81_P7.62mm_Horizontal.kicad_mod | 51 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod delete mode 100644 Schematics/Enlarge/Enlarge.kicad_pcb create mode 100755 Panels/FireballSpell.dxf create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin Potentiometers: One potentiometer for internal clock signal (possibly external). Commonly called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about wiring SW15 cross-board Add design rules for jlcpcb Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops Compare 27 commits » created pull request synth_mages/MK_VCO#1 32ded0979b Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout b1fcba1e78 Bring in.

New Pull Request

Labels Milestones