synth_tools

Back

Modules Index Pages Fab Plant Research Table of Contents PSU (power supply unit Outputs ±12V DC, +5V DC, and passes CV and trigger or gate per the Eurorack standard Outputs saw, triangle, and square waves, with CV in that pauses the clock Add CV in controls the clock oscillilator an external CV-to-pulse-rate module? Is this even useful? Seven-segment display. Can be done, but requires a lot of wiring and increases risk of noise on power rails. Things best left to external modules: CV-controlled CV offset module - add a global/master pitch control/modulation function with a capacitor / resistor pair, see Fireball's hard sync to schematic, laid out PCB with on-board components Added hard sync to schematic, laid out PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices From c6741b48f0ef8a6e69ecbca1a47bc4f4b481e2a3 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added BCN, Something Positive From e89a2a057de6d0325362ec61c1fe0ab24a803b20 Mon Sep 17 00:00:00 2001 Subject: [PATCH 18/18] Final revision; added custom DRC as project file tstamp 62e17d71-a82e-47f7-8a14-a0885fbe0008) Final revision; added custom DRC as project file tstamp eb945be1-4d1d-46b5-b945-d4ebde74dae2) Final revision; added custom DRC as project file tstamp 30cbcf99-eb70-4e15-8409-33e0ecd46602) Final revision; added custom DRC as project file polygon (pts New KiCad version; non Al panel Gerbers psnegative false) (psa4output false) (plotreference true) (plotvalue true) (plotinvisibletext false) New KiCad version; non Al panel Gerbers # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders Hardware/PCB/precadsr/precadsr.kicad_pro Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr Normal file Unescape Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/d0689b08d90f6b787384d8519c91dddf_preview_featured.jpg Executable file View File From 744b72ef7e0d94fccfae99ec3cb3514981ac4616 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4s Merge pull request 'Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout b1fcba1e78 Bring in diylc and openscad design Add Kick as separate sheet wants to.

New Pull Request

Labels Milestones