3
1
Back

System, 55932-1110, with PCB locator, 7 Pins per row (https://www.hirose.com/product/document?clcode=CL0537-0694-9-81&productname=DF12C(3.0)-50DS-0.5V(81)&series=DF12&documenttype=2DDrawing⟨=en&documentid=0000994748), generated with kicad-footprint-generator Hirose DF13 through hole, DF11-20DP-2DSA, 10 Pins (http://www.farnell.com/datasheets/2157639.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py DDB Package; 12-Lead Plastic DFN (5mm x 3mm) (see Linear Technology DFN_8_05-08-1702.pdf 8-Lead Plastic Dual Flat, No Lead Package - 10x10x0.9 mm Body [SSOP] (see Microchip Packaging Specification 00000049BS.pdf 8-Lead Plastic WSON, 2x2mm Body, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/txb0104.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf BGA 12 0.5 R-XBGA-N12 Texas Instruments, DSBGA, 3.33x3.488x0.625mm, 49 ball 7x7 area grid, YBG pad definition, 0.704x1.054mm, 6 Ball, 2x3 Layout, 0.5mm Pitch, https://www.st.com/resource/en/datasheet/stm32g473pb.pdf ST UFBGA-129, 7.0x7.0mm, 129 Ball, 13x13 Layout, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/ts3a24159.pdf Texas Instruments, DSBGA, area grid, YBG pad definition, 0.95x1.488mm, 6 Ball, 2x3 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g0b1ne.pdf#page=136 ST WLCSP-64, ST die ID 480, 4.57x4.37mm.

New Pull Request