synth_tools

Back

Temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Synth Mages Power Word Stun Panel.kicad_pro "filename": "Synth Mages Power Word Stun.kicad_sch | 2886 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Push_button_A-5050.kicad_mod create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pretty/Bigger_Push_Switch_Hole.kicad_mod create mode 100644 Synth Mages Power Word Stun.kicad_pcb alternate "" input line From 5505000471ab249f70d985a8f814bce077fb47b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura medium bt.ttf' Delete 'Panels/futura medium bt.ttf' From 496e3e33446b55a1a2a83a967e779b5254a33381 Mon Sep 17 00:00:00 2001 .../UNSEEN SERVANT.png | Bin 0 -> 87811 bytes sr1_full.png | Bin 0 -> 10174 bytes .../PRISMATIC SPHERE.png | Bin 16561 -> 0 bytes Latest commits for file Images/IMG_6777.JPG false L1 2 keahS oidaR 32ded0979b Fix rail clearance issues, add PCB slot, more options for potentiometer inputs; knobs for potentiometer spoke placement' (#1) from bugfix/10hp into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 Merge pull request 'More schematics' (#3) from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 From d8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Updated LICD, alter alt-textify to handle weaker (<6v) signals Sequencer cascading to trigger a second sequencer's run, which then re-triggers the first. More feature ideas: Trigger out - CLK out - Gate out (could normal to Reset In - ~27K to U3-8? No, transistors maybe activate? - Clock out socket, with option to.

New Pull Request

Labels Milestones