3
1
Back

Y="4.1"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= d9153c70802a10d2fe554f80f1a497b409aac630 sr1 bacdac34d747275148c56e8293dc209c2e326fe4 b1fcba1e78f37669542b35a3e32a5257c5c0240c 2dd0b8c0c736720a0b064bbe1304dc9562beb260 Latest commits for file Images/IMG_6753.JPG **Untested hardware and software — Do not connect the Normal pin for Pause (J19/J18); the schematic and PCB, no warnings Add splits and labels to get proper hole.

New Pull Request