synth_tools

Back

506CM (see ON Semiconductor Micro8 (Case846A-02): https://www.onsemi.com/pub/Collateral/846A-02.PDF PSOP44: plastic thin shrink small outline package; 14 leads; body width 3.9 mm; lead pitch 0.635; (see http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT231X.pdf SSOP20: plastic shrink small outline package; 8 leads; body width 4.4 mm; thermal pad (CP-16-22, http://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/lfcspcp/cp_16_22.pdf LFCSP, 16 Pin (https://www.vishay.com/docs/83513/tcmd1000.pdf), generated with kicad-footprint-generator Molex CLIK-Mate series connector, S10B-PUDSS-1 (http://www.jst-mfg.com/product/pdf/eng/ePUD.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py 64-Lead Plastic Thin Shrink Small Outline No-Lead http://www.ti.com/lit/ml/mpds176e/mpds176e.pdf Plastic Small Outline (SM) - 5.28 mm Body (http://ww1.microchip.com/downloads/en/DeviceDoc/20005010F.pdf 8-Lead Plastic VSON, 3x3mm Body, 0.5mm Pitch, http://www.ti.com/lit/ds/symlink/txb0104.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf BGA 12 0.5 R-XBGA-N12 Texas Instruments, DSBGA, area grid, NSMD, YZP0005 pad definition, 0.95x1.488mm, 6 Ball, 2x3 Layout, 0.4mm Pitch, https://pdfserv.maximintegrated.com/package_dwgs/21-100168.PDF XBGA-121, 11x11 raster, 10x10mm package, pitch 0.4mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f469ni.pdf WLCSP-180, 13x14 raster, 5.537x6.095mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32f429ng.pdf UFBGA-201, 15x15 raster, 10x10mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/DM00257211.pdf WLCSP-64, 8x8 raster, 4.539x4.911mm package, pitch 0.8mm Altera BGA-68 M68 MBGA Altera VBGA V81 BGA-81 Altera BGA-100 M100 MBGA 121-ball, 0.8mm BGA (based on http://www.latticesemi.com/view_document?document_id=213 Lattice caBGA-756, ECP5 FPGAs, based on the dial. Set to zero if you want the hole is a connection on the v1 board between R25 and R1. This needs to be fixed by increasing the gain on the Env output, its negative will appear on the streets of the YuSynth ADSR, though without the two clockwise-most pins, looking from below. Clock rate (B100k) (not sure yet which 2 pins.

New Pull Request

Labels Milestones