synth_tools

Back

Definition, https://www.ti.com/lit/ds/symlink/lmg1020.pdf, https://www.ti.com/lit/ml/mxbg078z/mxbg078z.pdf BGA 6 0.4 YFF0006 Texas Instruments, DSBGA, area grid, YZR pad definition Appendix A BGA 484 0.8 SBG485 SBV485 LFCSP, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline Narrow Body Body [QSOP] (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Shrink Small Outline (SN) - Narrow, 3.90 mm Body [TQFP] With Exposed Pad Variation; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot190-1_po.pdf VSSOP-8 2.3x2mm Pitch 0.5mm USON-20 2x4mm Pitch 0.4mm 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3.3x3.3x1 mm Body [TQFP] With 4.5x4.5 mm Exposed Pad Variation BB; (see Linear Technology DFN_24_05-08-1864.pdf DKD Package; 24-Lead Plastic QFN (4mm x 3mm) (see Linear Technology DFN_16_05-08-1732.pdf DHC Package; 16-Lead Plastic DFN (3mm x 2mm) 0.40mm pitch DDB Package; 10-Lead Plastic XDFN (1.35mm x 2.2mm) (see https://www.onsemi.com/pdf/datasheet/emi8132-d.pdf Thermally-enhanced SO-8 PowerPAK PQFN Q5A PowerFLAT LFPAK SOT669 WPAK(3F) LFPAK Power56 PMPAK PowerDFN56 HSOP8 PRPAK56 PDFN HVSON QFN, 24 Pin (http://www.ti.com/lit/ds/symlink/bq24133.pdf#page=40 Texas Instruments, DSBGA, 1.36x1.86mm, 10 bump 3x4 (area) array, NSMD pad definition Appendix A Zynq-7000 BGA, 22x22 grid, 23x23mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=275, NSMD pad definition (http://www.ti.com/lit/ds/symlink/msp430f2234.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments EUW 7 Pin Double Sided Module Texas Instruments DSBGA BGA YZP R-XBGA-N8 Texas Instruments, DSBGA, 3.33x3.488x0.625mm, 49 ball 7x7 area grid, YBJ0008 pad definition, 1.468x0.705mm, 8 Ball, 2x4 Layout, 0.5mm Pitch, https://www.st.com/resource/en/datasheet/stm32wb55vc.pdf Texas Instruments DSBGA BGA Texas Instruments, DSBGA, 0.822x1.116mm, 5 bump 2x1x2 array, NSMD pad definition Appendix A Artix-7 and Zynq-7000 BGA, 26x26 grid, 27x27mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=269, NSMD pad definition (http://www.ti.com/lit/ds/symlink/lmc555.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments (see http://www.ti.com/lit/ds/symlink/lm5118.pdf HSOIC, 8 Pin (https://docs.broadcom.com/doc/APDS-9251-001-DS#page=19), generated with kicad-footprint-generator ipc_gullwing_generator.py TSSOP, 40 Pin (JEDEC MO-153 Var DC https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator ipc_noLead_generator.py LGA, 16 Pin (https://www.st.com/resource/en/datasheet/stp08cp05.pdf#page=20), generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for 3 times 0.25 mm² wires, basic insulation, conductor diameter 1.7mm, outer diameter 2.1mm, see http://cdn-reichelt.de/documents/datenblatt/C151/RND_205-00232_DB_EN.pdf, script-generated.

New Pull Request

Labels Milestones