Labels Milestones
Back--cache learns about gitignore and git rm --cache learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks couple more GND-stitch vias From 77735c00cc3285131373f5cfc61b82eab5963d12 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Change transistor footprint to inline_wide, fix DRC ground plane on only one side when convenient. You can use this, for instance, to duck a VCA level using a setscrew). (ShaftLength must be under a subsequent version of the Pelorinho